XC9536-15VQ44C

XC9536-15VQ44C, Programmable CPLD, 44-TQFP, 7V, 30mA, Xilinx, Inc

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.20~1.60 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.20~1.60

PartNumber:: XC9536-15VQ44C

Brand:: Xilinx, Inc - Xilinx | Pack: DIP | D/C: 12+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ella's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-08-06

From Other Seller

Part Number:XC9536-15VQ44C
US $0.20 - 1.60
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
CM2030-A0TR

US $0.92 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC9536-15VQ44C is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. The XC9536-15VQ44C is comprised of four 36V18 Function Blocks, providing 800 usable gates with propagation delays of 5 ns.

Parametrics

XC9536-15VQ44C absolute maximum ratings: (1)Supply voltage relative to GND, VCC: -0.5 to 7.0 V; (2)DC input voltage relative to GND, VIN: -0.5 to VCC + 0.5 V; (3)Voltage applied to 3-state output with respect to GND, VTS: -0.5 to VCC + 0.5 V; (4)Storage temperature, TSTG: -65 to +150℃; (5)Max soldering temperature (10 s @ 1/16 in = 1.5 mm), TSOL: +260℃.

Features

XC9536-15VQ44C features: (1)5 ns pin-to-pin logic delays on all pins; (2)fCNT to 100 MHz; (3)36 macrocells with 1,600 usable gates; (4)Up to 34 user I/O pins; (5)5 V in-system programmable (ISP): Endurance of 10,000 program/erase cycles; Program/erase over full commercial voltage and temperature range; (6)Enhanced pin-locking architecture; (7)Flexible 36V18 Function Block: 90 product terms drive any or all of 18 macrocells within Function Block; Global and product term clocks, output enables, set and reset signals; (8)Extensive IEEE Std 1149.1 boundary-scan (JTAG) support; (9)Programmable power reduction mode in each macrocell; (10)Slew rate control on individual outputs; (11)User programmable ground pin capability; (12)Extended pattern security features for design protection; (13)High-drive 24 mA outputs; (14)3.3 V or 5 V I/O capability; (15)Advanced CMOS 5V FastFLASH technology; (16)Supports parallel programming of more than one XC9500 concurrently; (17)Available in 44-pin PLCC, 44-pin VQFP, 100-pin PQFP and 48-pin CSP packages.