ATF1508AS-15AC100

ATF1508AS-15AC100, High Performance E2 PLD, QFP, 7V, -44mA, ATMEL Corporation

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.15~2.40 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.15~2.40

PartNumber:: ATF1508AS-15AC100

Brand:: ATMEL Corporation - ATMEL | Pack: TQFP | D/C: 12+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ella's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-10-09

From Other Seller

Part Number:ATF1508AS-15AC100
US $0.15 - 2.40
ECA1HHG4R7

US $10.00 - 10.00 / Piece
(0) Remove
A50L-0001-0175

US $100.00 - 100.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The ATF1508AS-15AC100 is a high performance, high density Com-plex Programmable Logic Device (CPLD) which utilizes Atmel’s proven electrically erasable Flash memory technol-ogy. With 128 logic macrocells and up to 100 inputs, it eas-ily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1508AS-15AC100’s enhanced routing switch matrices increase usable gate count, and increase odds of successful pin-locked design modifications.

Parametrics

ATF1508AS-15AC100 absolute maximum ratings: (1)Temperature Under Bias: -40℃ to +85℃; (2)Storage Temperature: -65℃ to +150℃; (3)Voltage on Any Pin with Respect to Ground: -2.0V to +7.0V; (4)Voltage on Input Pins with Respect to Ground During Programming: -2.0V to +14.0V; (5)Programming Voltage with Respect to Ground: -2.0V to +14.0V.

Features

ATF1508AS-15AC100 features: (1)High Density, High Performance Electrically Erasable Complex; (2)Programmable Logic Device, 128 Macrocells; 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell; 68, 84, 100, 160-pins; 7.5 ns Maximum Pin-to-Pin Delay; Registered Operation Up To 125 MHz; Enhanced Routing Resources; (3)Flexible Logic Macrocell, D/T/Latch Configurable Flip Flops; Global and Individual Register Control Signals; Global and Individual Output Enable; Programmable Output Slew Rate; Programmable Output Open Collector Option; Maximum Logic utilization by burying a register within a COM output; (4)Advanced Power Management Features, Automatic 100 μA Stand-By for “Z” Version (Max.); Pin-Controlled 100 μA Stand-By Mode (Typical); Programmable Pin-Keeper Inputs and I/Os; Reduced-Power Feature Per Macrocell; (5)Available in Commercial and Industrial Temperature Ranges; (6)Available in 84-pin PLCC and 100-pin PQFP and TQFP and 160-pin PQFP Packages; (7)Advanced Flash Technology, 100% Tested; Completely Reprogrammable; 100 Program/Erase Cycles; 20 Year Data Retention ; 2000V ESD Protection; 200 mA Latch-Up Immunity ; (8)JTAG Boundary-Scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported; (9)Fast In-System Programmability (ISP) via JTAG; (10)PCI-compliant; (11)3.3 or 5.0V I/O pins; (12)Security Fuse Feature.