TMS320C31PQL40

32-bit, floating-point processor, QFP-132, -0.3 V to 7 V, High-Performance, Block-Repeat Capability

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.00~15.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.00~15.00

PartNumber:: TMS320C31PQL40

Brand:: Texas Instruments - TI | Pack: QFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ella's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-10-08

From Other Seller

Part Number:TMS320C31PQL40
US $10.00 - 15.00
LM64P101

US $240.00 - 300.00 / Piece
(0) Remove
SIL9030CTU

US $2.50 - 5.10 / Piece
(0) Remove
Quantity:

piece

Product Summary

The TMS320C31PQL40 is a 32-bit, floating-point processor manufactured in 0.6 μm triple-level-metal CMOS technology.

Parametrics

TMS320C31PQL40 absolute maximum ratings: (1)Supply voltage range, VDD: -0.3 V to 7 V; (2)Input voltage range, VI: -0.3Vto7V; (3)Output voltage range, VO: -0.3Vto7V; (4)Continuous power dissipation (worst case): 2.6 W; (5)Operating case temperature range: 0 to 85℃; (6)Storage temperature range, Tstg: -5 5 to 150℃.

Features

TMS320C31PQL40 features: (1)High-Performance Floating-Point Digital Signal Processor (DSP); (2)32-Bit High-Performance CPU; (3)16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations; (4)32-Bit Instruction Word, 24-Bit Addresses; (5)Two 1K × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks; (6)Boot-Program Loader; (7)Fabricated Using 0.6 μm Enhanced Performance Implanted CMOS (EPIC) Technology by Texas Instruments (TI); (8)132-Pin Plastic Quad Flat Package (PQ Suffix); (9)Eight Extended-Precision Registers; (10)Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs); (11)Two Low-Power Modes; (12)Two- and Three-Operand Instructions; (13)Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle; (14)Block-Repeat Capability; (15)Zero-Overhead Loops With Single-Cycle Branches; (16)Conditional Calls and Returns; (17)Interlocked Instructions for Multiprocessing Support.